The ATLAS Detector will be upgraded for higher intensity running of the LHC. A long shutdown is envisioned in 2016 prior to the so-called Phase I running. A new pixel layer, called the Insertable B-Layer (IBL), will be inserted at a radius of about 3.2 cm between the existing Pixel Detector and a new (smaller radius) beam-pipe. The IBL requires the development of several new technologies to cope with the increased radiation level and pixel occupancy, as well as to improve the physics performance of the existing Pixel Detector. The IBL project provides a test of technologies for the Phase II upgrade of the entire ATLAS tracker for luminosities around 10 . An overview of the project with particular emphasis on the IBL layout and expected performance as well as the module development including hybridization technologies is presented.
Introduction
The ATLAS Pixel Detector [1, 2] is the innermost detector component of the ATLAS tracking system consisting of 3 barrel layers and 6 disk layers, 3 disks in each of the forward and backward directions. It provides at least three space point measurements per track with high accuracy as needed for track and vertex determination. The layer closest to the beam pipe, the Blayer, is crucial for tracking, vertexing, and b-tagging capabilities of ATLAS especially at high luminosity. Due to the harsh radiation environment induced by the LHC the performance of the detector will deteriorate with time. The B-layer will be the first one degrading in terms of efficiency with increasing radiation damage. The expected lifetime of the B-layer is about 300 fb −1 or 5 years. In order to keep the performance of the Pixel Detector with increasing luminosity an upgrade of the innermost pixel layer is foreseen for the long shutdown of LHC during 2016 (Phase I upgrade). The time needed to replace the existing B-layer is more than one year because of the long cooling down time of the activated material inside the detector. It was therefore decided to introduce a fourth pixel layer inside the existing detector. As one can see in This new pixel layer, called Insertable B-Layer (IBL), is currently under development. The main challenges for the development are the increased radiation damage and higher particle density closer to the interaction point at increased luminosity after the Phase I upgrade of LHC. In order to keep or even improve the performance of the Pixel Detector, several changes to the design of the hybrid pixel system are envisaged: the pixel size is reduced, the material budget is minimized by using new lightweight mechanical support materials and a CO 2 based cooling system is needed. The main component of the module development for the IBL is the new ATLAS pixel readout chip, FE-I4 [3] , designed in 130 nm technology. The new readout chip features an array of 80×336 pixels with a pixel size of 50×250 µm 2 . Because of the increased pixel occupancy, the digital readout architecture has been completely redesigned. A scheme with a 4 pixel digital region has been introduced which stores the hit information until the L1 trigger decision is taken.
For the pixel sensors three different promising sensor technologies are currently under investigation. These are: planar n-in-n or n-in-p silicon sensors, full 3D sili- con sensors with active edges, and pixel sensors made of polycrystalline CVD diamonds. All sensor candidates promise high radiation tolerance together with a minimal inactive area to allow efficient module placement. The challenge for the mechanics is the construction of lightweight and robust support and cooling structures which fit in the limited space between the beam pipe and the present Pixel Detector. They need to be inserted with high precision into the complex environment of the ATLAS Inner Detector. In the end the IBL will be a part of the existing Pixel Detector and therefore must be compatible with the existing off-detector readout, control and operation system. This paper outlines the status of the design of the IBL and describes the most important components of the module developments.
Layout
The baseline layout of the IBL is a barrel layer consisting of 14 staves; a section of the IBL is shown in Fig. 2 . The average radial distance of the sensitive area from the beam pipe is 33 mm whereas the total envelope of the IBL in radius is between 31 and 40 mm. Each stave is equipped with 16 or 32 modules depending on the sensor size. In the first case, each module will consist of 2 front-end chips on one common sensor tile, while in the second case each module will be made of one front-end chip attached to a single sensor tile. The staves are tilted by 14
• to ensure a fully hermitic coverage in ϕ for high p T tracks. However, due to the small radius of the IBL the sensors are at an angle between 0 and 27
• with respect to the radial direction. The present Pixel Detector reaches a full geometrical coverage in z by tilting the modules along the beam axis and partially overlapping them. This cannot be done for the IBL because of space constraints. The solution chosen is to minimize the gap between modules by using a sensor design with slim or active edges. Finally, the material budget is reduced as much as possible. The goal is to reach about 1.5% of X 0 for the IBL which is only slightly more than half of the X 0 per layer of the existing Pixel Detector B-layer. Table 1 summarizes the main layout parameters. 
Performance
The physics impact of the IBL has been studied in detail by fully integrating the IBL into the ATLAS Inner Detector simulation software [4] . This allows Monte Carlo performance studies and comparisons to be done with or without the IBL integrated to the current Pixel Detector. Because of the low mass and close proximity to the interaction point, the IBL improves the quality of the impact parameter reconstruction for tracks and thereby the vertexing and b-tagging performance. For example, the rejection of light jets in tt events without pileup for a b-tagging efficiency of 60% shows an increase close to 2 with the IBL installed, as can be seen in table 2. The jet rejection is defined as the inverse of the mis-tagging rate which is the fraction of non b-jets that are tagged as b-jets [5] . Table 2 : Rejection of light jets in tt events without pileup for a btagging efficiency of 60%, data taken from [4] . The IP3D algorithm combines transverse and longitudinal impact parameter information. The IP3D+SV1 algorithm associates the IP3D with a vertex tagging algorithm based on an inclusive secondary vertex search [5] .
Algorithm
Without IBL With IBL Ratio IP3D 83±1.5 147±3.4
The studies also showed that with the IBL the track and vertex reconstruction is robust against pileup and hard failures of modules in the existing B-layer or in other silicon layers. The b-tagging performance of ATLAS with the IBL at Phase I luminosity pileup is comparable to the current detector performance without pileup. The impact parameter resolution is recovered for all studied scenarios with detector defects. The IBL also improves the b-tagging performance even in case of a B-layer failure. In summary, the IBL will lead to an improved sensitivity of ATLAS during Phase I for signals in physics channels which involve b-jets such as for a low mass Standard Model Higgs in the channel H → bb.
Modules
The basic unit of the IBL is a module which consists of one or two front end chips bump bonded to one sensor. This module is a single entity from the point of view of mechanics, DAQ, detector control system and services. However, the IBL module physical size depends on the still to be chosen sensor technology. If planar or diamond sensors are chosen, the module will consist of two front end chips and one sensor (2-chip module). If 3D sensors are used, the module will be made of one chip and one sensor (1-chip module). The I/O, services, and control modularities are independent of sensor technology. The DAQ unit always consists of two front end chips, with common clock and control inputs, and two data outputs. It should be noted that this configuration matches the mechanical module in case of planar or diamond sensors, but not in the case of 3D sensors. The IBL power and sensor bias service units consist of four front end chips in parallel.
The IBL module outline using 2-chip assemblies is shown in Fig. 3(a) . If 3D sensors are chosen, a similar outline can be produced using 1-chip assemblies with narrow sensor edges as shown in Fig. 3(b) . Active edge technology to produce such narrow edges is a feature of 3D sensors. There is no shingling in z of the IBL modules due to the extreme radial space constraints, and this gap is considered adequate for 150 V (in a dry atmosphere) and the 200 µm gap is considered sufficient for placement of polyimide insulation film if necessary, but both must be validated with prototypes. A cross section view of the module valid for either 2-chip or 1-chip assemblies is shown in Fig. 43 . For planar or diamond sensors the bias connection is made directly to the back of the sensor (opposite the chip), while for 3D sensors the bias is connected on the same side as the chip on the overhang on the left side of Fig. 43 . This is the reason for the asymmetric sensor envelope allowing 1.5 mm margin on the edge away from the chip wire bond pads. Note that this is an envelope to fit into and the sensors themselves need not be asymmetric.
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The three candidate sensor technologies may meet the IBL requirements with different tradeoffs. The module format that has been defined can be satisfied with any of these technologies, -53 -(a)
• the single pixel noise (due to capacitive load and leakage current presented to the amplifier),
• the minimum operable threshold. results in slightly different geometric acceptance for 2-chip and 1-chip assemblies. For 1-chip (2-chip) assemblies the nominal acceptance for particles normal to the beam is 98.8% (97.4%). An air gap of 100 µm (200 µm) between 1-chip (2-chip) assemblies has been assumed to take into account the higher bias voltages needed by 2-chip (planar or diamond) sensors with respect to 3D assemblies. The 100 µm gap is considered adequate for 150 V (in a dry atmosphere) and the 200 µm gap is considered sufficient for placement of polyimide insulation film if necessary. But both methods still require validation with prototypes. The module assembly starts by bump bonding the sensor to the front end chip. The module is then dressed by adding a flexible printed circuit board (flex) which acts as an electrical interface to the outer world. No active electrical components are used for the upgraded module flex unlike in the present ATLAS system where a module control chip steers several front end chips.
Sensors
As already mentioned, there are three candidate sensor technologies that may meet the IBL requirements: either n-in-n or n-in-p planar silicon sensors, 3D silicon sensors, and diamond sensors. For all of these candidate sensor technologies detailed qualification studies are under way. The status of these investigations as well as the specific description of the sensor types can be found elsewhere [6, 7, 8, 9] .
Planar sensors as used for the ATLAS tracker feature very well understood mechanical properties, reliable manufacturing sources, and are available at relative low cost with high production yield. For IBL either n-in-n sensors with standard thickness of 250 µm, or 150 µm thin n-in-p sensors are considered. The n-in-n sensors are similar to the sensor used in the present AT-LAS Pixel Detector. It is expected that they can withstand the higher radiation damage of 5·10 15 n eq cm −2 for IBL. The thin n-in-p sensors take advantage of the increased radiation tolerance of thin p-type silicon as they feature a higher electrical field strength at a given maximum bias voltage. Hence both planar sensor types require the lowest operating temperature and highest bias voltage.
3D sensors are sufficiently radiation tolerant because of the reduced charge collection distance between the 3D electrodes (about 70 µm for the IBL sensors). Therefore, they require only moderate maximum bias voltages and intermediate operating temperature. But the production of 3D sensors with high yield and good uniformity is still to be demonstrated.
Diamond sensors offer the required radiation tolerance with the least amount of cooling needed due to the absence of leakage current after irradiation. But they require a similar maximum bias voltage as the planar sensor and the production at moderate cost with high yield and good uniformity must still be proven.
The sensor thickness and the inactive edge area varies for each sensor type and thus has an impact on the design of the support structures. In table 3, these parameters are summarized for all sensor types. Planar sensors can be made thin enough, but require the widest edges so far (450 µm). There are therefore developments pursued in the planar sensor community to shrink these edges to below 200 µm, which is desirable for the usage in IBL. 3D sensors already feature narrow edge design for single sided and double sided processing and are relatively thin. Diamond detectors can also be made with narrow edges but suffer from the relative big thickness (at least 400 µm) needed for sufficient charge collection. This bigger thickness sets higher requirements on the geometrical clearance of the IBL but is still acceptable in terms of radiation length. The charge collection with increasing fluence is one of the most important parameters to measure the sensor performance for each sensor technology. But the sensors's charge collection is not the decisive parameter by itself. The combined electrical performance of the FE-I4 chip with the sensor may influence the required charge at the sensor's end of lifetime. For instance, the minimum stable operating threshold of the FE-I4 may increase the required charge after irradiation. Therefore all investigation of the three sensor types must be eventually done with devices bump bonded to FE-I4.
Electronics
The IBL module format is based on a new integrated circuit (FE-I4). The front end chip used in the present detector (FE-I3 [2] ) was excluded from IBL use due to two fundamental problems: the hit rate capability and radiation hardness are not high enough, and the active fraction of the footprint is too small to build a compact layer with high geometric acceptance. FE-I4 was designed to address these problems as well as to make progress towards lower cost pixel detectors needed for an eventual replacement of the complete ID for sLHC. The close to 90% active footprint of FE-I4 (compared to 74% for FE-I3) enables the design of a low radial profile layer, as required for IBL. Table 4 summarizes the main differences between the FE-I3 and the FE-I4 readout chip.
Additionally, the FE-I4 is a self contained electrical unit requiring no module control chip to attain the complete module functionality. Within the IBL module 2 chips are controlled in parallel (shared clock and command inputs), but each one has a dedicated data output, leading to one clock input, one command input, and 2 data outputs. In terms of number of signals, this is the same as for a present detector B-layer module. Furthermore, the command and clock inputs are fully compatible with the present detector protocols, even if command bitcodes are slightly different. It is therefore possible to control an IBL module using present detector hardware (with software and firmware changes). The IBL module data outputs, on the other hand, must have a higher bandwidth than those used in the present Blayer to handle the increased hit rate. The output links have therefore been designed with a new protocol that is not fully compatible with the existing detector DAQ hardware. However, it is still compatible with the optical hardware used in the present detector (VCSEL, pin array and related control and driver chips).
More detailed information about the design and the submission of the first full scale prototype of the FE-I4 can be found in [3, 4] . One of the main purposes of the full scale prototypes will be the building of bump bonded devices with each sensor type. Thus an evaluation of IBL like modules before and after irradiation will be possible which is needed for the sensor choice.
Hybridization
Sensors and front end chips are integrated through flip chip bump bonding. The requirements for this process which are a bump pitch of 50 µm together with a defect rate of less than 10
are similar to those met with the present detector. However, the large size of the FE-I4 makes the IBL flip chip process more challenging. For the present detector, the FE-I3 chips were thinned to 190 µm which was thick enough to control the bow of the chips within the bump height tolerance when changing between room temperature and solder reflow temperature (250 • C). Because of the larger size, the FE-I4 chip would have to be approximately 400 µm thick to achieve the same bow control [10] . Since this is unacceptable for the IBL, a modified flip chip process must be used. The modification can entail the use of a support wafer temporarily bonded to the thinned FE-I4 chips in order to control bow during reflow, and which must be removed before flex module assembly. This technique has been demonstrated on FE-I4 sized wafer fragments of FE-I3 wafers. Such samples have been thinned to about 90 µm and bump bonded to dummy sensors with high bump yield. The samples were made of FE-I3 chips cut in 2-by-2 arrays (roughly 15×22 mm 2 ). After the solder bump deposition, the FE-I3 IC wafer was thinned using standard wafer grinding methods and mounted onto a thick glass support wafer using polyimide film. The full assembly of glass plus IC wafer was fully diced into 2-by-2 chip arrays. The polyimide bond can withstand solder reflow temperature without losing adhesion. The IC-glass sandwich arrays were flipped onto the dummy sensors without any thermally induced bow. After flip-chip, the glass support was removed by laser exposure of the polyimide film through the glass. Fig. 4 shows a crosssection picture of a flip-chipped device after support wafer removal. One can clearly recognize the uniform ball shaped solder bump bonds with a pitch of 50 µm. No evidence for disconnected bumps has been found in the full assembly. The effective readout IC thickness is measured to be 87 µm. The handling of these devices is demanding and subsequent assembly steps like gluing to the support structure and wire bonding can easily lead to disconnected bump bonds.
This bare module is made into a fully stand-alone detector unit by adding a flex with passive components, a method of external connection, and a support frame. The construction of a stand-alone object in a disposable support frame was extremely useful for testing, burnin, and general handling during the module production for the present detector, and so this procedure should be maintained for IBL. The important development needed for IBL is the elimination of individual module connectors. An IBL stave will have 32 (16) single chip (2-chip) modules. A pigtail style connector on each one (as used in the present detector barrel) would translate into a large amount of dead material and would require a significant amount of space which does not exist. Conversely, an individual, long cable permanently attached to each module leading to a distant connector would bring serious complications for assembly and would require challenging strain relief in the active region.
The solution under development for the IBL is therefore to have cables already integrated on the stave mechanical structure before any modules are loaded, and to connect such cables to each module by some permanent, reworkable method, such as wire bonding as shown in Fig. 5 . The module flex would be very small with bond pads within the sensor perimeter or on a very short tail. A small flex mounted inside a handling frame can cover less than half of a single chip bare module. The final flex module is cut away from that PCB handling frame after all tests and burn-in have been completed. This module design is compatible with a stave with integrated cable featuring flex "flap" at the position of each module, to be affixed to the bare part of the sensor and then wire bonded to the flex [4] .
Conclusions
It is foreseen to install an additional, innermost pixel layer (IBL) to the present Pixel Detector in ATLAS to cope with the increased luminosity during Phase I upgrade of LHC. This new pixel layer will improve the impact parameter resolution and will as well be able to compensate any degradation of the current Pixel Detector B-layer due to radiation damage, ageing or increasing data rates. The R&D for the IBL project is well advanced and a TDR has been recently published [4] . New sensor developments are evaluated, a new front end chip (FE-I4) has been submitted and an appropriate, flexible module design is pursued. The integration of this new pixel layer includes new lightweight support structures and low material interconnection techniques. The installation of the IBL is currently scheduled for the long LHC shutdown in 2016.
